

SHEET INDEX			
CONTENTS	SHEET NO.	SHEET	SHEET
		NO.	ISSUE
SHEET INDEX SUPPORTING INFORMATION CURRENT DRAIN USED ON NOTES SYMBOL RECORD OF CHANGES	1	1	
128K X 2 BIT MEMORY PLANE	2	1	
POWER/GROUND DISTRIBUTION	3	1	
COMPONENT LIST	4	1	
CIRCUIT DESCRIPTION / TIMING	5	1	

# SYMBOL

TERM. MOD.	FUNC.	TERM.	LOC.
CA510	I	014	2F0
CA511	I	202	200
CA511	I	009	2C0
CA511	I	209	280
CA510	I	003	2E0
CA510	I	007	240
CA510	I	209	260
CA510	I	006	300
CA510	I	209	280
CA510	I	201	2C0
CA510	I	002	2F0
CA510	I	006	2F0
CA510	I	208	2E0
CA510	I	001	240
CA510	I	210	2A0
CA510	I	216	2A0
CA510	I	214	2B0
CA510	I	019	3A0
CA510	I	011	300
CA510	I	211	380
CA510	I	000	360
CA510	I	060	3C0
CA510	I	004	2F0
CA510	I	005	2F0
CA510	I	008	2F0
CA510	I	200	300
CA510	I	200	360
CA510	I	204	2F0
CA510	I	207	2F0
CA510	I	215	380
CA510	I	215	380
CA510	I	217	380
CA510	I	219	380

RECORD OF CHANGES				
DATE	PREV	STD	WFR	SEE
ISS	FURN		DISC	NOTE

# NOTES:

1. UNLESS OTHERWISE SPECIFIED:  
RESISTANCE VALUES ARE IN OHMS  
CAPACITANCE VALUES ARE IN MICROFARADS  
VALUES PRECEDED BY THE SYMBOL + (PLUS)  
OR - (MINUS) ARE IN VOLTS.

2. POWER AND GROUND TERMINALS FOR  
INTEGRATED CIRCUITS:

IC CODE	20 TERM.	15 TERM.	10 TERM.	5 TERM.
28A	16	1	9	8
418P	8		16	
410D	8		16	
410	9		16	
KS-21814, L1	7		14	
KS-21827, L14	7		14	


3. BATTERY AND GROUND TERMINALS FOR THIS  
CIRCUIT PACK ARE AS FOLLOWS:

FUNCTION	TERMINAL
-5	019
+5	011, 211
+12	000
GRD	200, 200, 004, 009, 008, 200, 204, 207, 215, 215, 217, 219

4. CURRENT DRAINS ASSUMING TIMING SHOWN  
ON SHEET 5:

SUPPLY	VOLTAGE	CURRENT
VDD	+12V±0.1	70mA
VBB	+5V±0.1	2mA
VCC	+5V±0.1	250mA

4. INTEGRATED CIRCUIT LOCATION GUIDE:  
(COMPONENT SIDE SHOWN)



UNMARKED COMPONENTS ARE FILTER CAPACITORS.

SYSTEM USED ON	DESIGN CONTROL
COMMON SYSTEMS	DI

# SUPPORTING INFORMATION

CATEGORY	NUMBER
CONNECTOR ON FRAME CIRCUIT PACK INFORMATION DRAWING	947A OR 947C
SERIES FOR LATEST CLASS "A" CHANGE	
ACCEPTABLE SERIES	1

# SHEET INDEX NOTES

- ONLY THE LATEST ISSUE, OR ISSUES IF COMPONENT, ARE SHOWN IN THE INDEX.
- FOR REISSUES, A CHANGE OR NEW SHEET IS ASSIGNED THE SAME ISSUE NUMBER AS SHEET 1.
- THE ISSUE NUMBER OF SHEET 1 IF RECOGNIZED AS THE ISSUE NUMBER OF THE WHOLE DRAWING.

NOTICE - NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.


JL16 CIRCUIT PACK 128K X 2 BIT MEMORY PLANE CIRCUIT		AT&T STANDARD
BELL LABORATORIES	CPS-JL16	5 SHEETS

## 128K X 2 BIT MEMORY PLANE



# PART OF CPS JLI6

POWER/GROUND DISTRIBUTION



JLI6 CIRCUIT PACK

DWG SIZE  
A5

ISSUE  
1

BELL LABORATORIES

CPS-JLI6

SHEET 3

128K X 2 81T MEMORY PLANE

## INTEGRATED CIRCUITS

[illegible]

DESIG	CODE
-------	------

DESIG	CODE
[8] IC0.0-IC0.7	28A OR KS-21980, L1
[8] IC1.0-IC1.7	28A OR KS-21980, L1

DESIG	CODE
-------	------

DESIG	CODE	
[2] C1-C3	601A,	5
[4] C4-C7	KS-21901 L1,	0, 1
[2] C8, C9	601A,	5
[3] C10-C12	KS-21901 L1,	0, 1
[3] C13-C15	601A,	5
[3] C16-C18	KS-21901 L1,	0, 1
[4] C19-C22	601A,	5
[48] C23-C70	KS-21901 L1,	3, 1
[4] C71-C74	601A,	5

DESIG	CODE
-------	------




DESIG	CODE
[2] R1	KS-20616 L1A, 2.15KΩ
R2,R3	KS-20616 L1A, 5KΩ
R4	KS-20616 L1A, 2.15KΩ
R5	KS-20616 L1A, 10KΩ
R6	KS-20616 L1A, 1KΩ
[2] R7,R8	KS-20616 L1A, 20.5KΩ
[4] R9-R12	KS-20616 L1A, 14.7KΩ
R13	KS-20616 L1A, 19KΩ

JL16 CIRCUIT PACK		DWG SIZE 65
		ISSUE 1
BELL LABORATORIES	CPS - JL16	SHEET 4

# PART OF CPS JL16

CIRCUIT DESCRIPTION/TIMING

JL16 WRITE TIMING EXAMPLE



## CIRCUIT DESCRIPTION

THE JL16 MEMORY PLANE CONTAINS RANDOM-ACCESS STORAGE ELEMENTS MADE UP OF 16K BY 1 BIT ( $K = 1024$ ) INSULATED GATE FIELD EFFECT TRANSISTORS (IGFET) (ULIN, IN-LINE PACKAGES (OIPs) ARRANGED IN A 128K BY 2-817 ARRAY. THE MEMORY IS VOLATILE, IN THAT THE STORED INFORMATION WILL BE LOST IF POWER IS INTERRUPTED, AND DYNAMIC, IN THAT THE STORED INFORMATION MUST BE REGENERATED (REFRESHED) AT SPECIFIED INTERVALS. IN ADDITION TO STORAGE ELEMENTS, THE MEMORY PLANE CONTAINS ADDRESS AND DATA BUFFERS, CONTROL LOGIC, DEVICE SELECT DECODES. ALL INPUTS AND OUTPUTS ARE  $\pm 5$  V TTL COMPATIBLE.

ADDRESS BITS CEA011 THROUGH CEA211 ARE GATED BY ONE OF THE TIMING SIGNALS RAS10 AND ARE USED TO SELECT 2-OF-16 MEMORY OIPs. THE 16K ROW REQUIRES 16 ADDRESS BITS WHICH ARE MULTIPLEXED TO THE MEMORY PLANE ON INPUTS GRCA00 THROUGH GRCA09. THESE SIGNALS ARE BUFFERED AND CONNECTED TO ALL MEMORY OIPs. A SECOND TIMING SIGNAL, CAS10, IS NECESSARY TO ACHIEVE PROPER OPERATION. THIS SIGNAL IS BUFFERED INTO TWO BRANCHES WHICH EACH DRIVE EIGHT DEVICES IN THE MEMORY ARRAY.

THE MEMORY PLANE IS PUT INTO THE "WRITE MODE" BY FORCING A LOW LEVEL ON RA10. DATA IS WRITTEN FROM INPUTS WR010 AND WR011 DURING THE TIME WHEN BOTH RAS10 AND CAS10 ARE LOW.

DATA IS READ FROM THE MEMORY DEVICES WHEN RA10 IS HIGH AND BOTH RAS10 AND CAS10 ARE LOW. DATA IS THEN GATED TO OUTPUTS RD000 AND RD010. THE DATA OUT TRANSITIONS ARE SHOWN IN THE READ TIMING EXAMPLE. CAS10 STAYS HIGH DURING REFRESH CYCLES.

EACH STORAGE CELL ON THE MEMORY PLANE MUST BE REFRESHED AT LEAST ONCE EVERY 4.4  $\mu$ s, OR ELSE THE STORED CHARGE WILL LEAK OFF CAUSING THE DATA TO BE LOST. THIS REFRESH OPERATION CAN BE ACCOMPLISHED BY ENVELOPING THE RAS10 INPUT IN THE SAME MANNER THAT IT IS PERFORMED DURING A READ CYCLE WHILE THE CAS10 INPUT IS INHIBITED. THIS MUST BE PERFORMED FOR EACH OF THE 128 ROWS OF EACH OF THE MEMORY OIPs AT LEAST ONCE EVERY 4.4  $\mu$ s. THE REFRESH OPERATION FOR THIS MEMORY PLANE CAN BE PERFORMED IN 128 CYCLES BY FORCING REF10 TO THE LOW STATE AND EXECUTING A CYCLE THAT ENABLES RAS10 BUT INHIBITS CAS10 AT EACH OF THE 128 STATES OF ADDRESS INPUTS RD000 THROUGH RCA610 AT LEAST ONCE EVERY 4.4  $\mu$ s.

JL16 CIRCUIT PACK

DWG SIZE

45

ISSUE

1

HELL LABORATORIES CPS-JL16

SHEET 5